"Bipolar operation" of vertical JFET structures, such as SIT or FCT, is obtained if the gate is forward-biased with respect to the source. This is an attractive means to overcome the major drawbacks of FET devices, namely the relatively high on-resistance in saturation and the low current densities attainable, asking for large areas to obtain higher power devices. In fact, if the spacing between the gates is not se small to have the channel completely depleted also in the forward-bias operation, the analysis developed irru,5 cannot be applied.
saturation and the low current densities attainable, asking for large areas to obtain higher power devices.
Actual1y, very nice characteristics have been experimentally observed by many Authorsr'2, 3 in bipolar mode vertical FETrs, including 1ow saturation voltage, high current gain and pentode-1ike output. characteristics.
However, there is a lack of exhaustive analysis of the device physics in that mode of operation, that could be applied to SIT's or power JFETts.
In fact, if the spacing between the gates is not se small to have the channel completely depleted also in the forward-bias operation, the analysis developed irru,5 cannot be applied.
The structure analyzed here, is the one displayed in Fig.1 . It will be shown that c1o
sed-form solutions to the transport equations can be obtained in such a structure by split ting it into two quasi one-dimensional structures and by modeling the two regions with the help of the Regional Approximation Method. The results are able to accurately predict the performance of experimental devices and provide an insight. in the physics of this operating mode of JFETts.
The analysis is performed by considering the N*N N* (source-drain) and the p*N N* (gatesource) structures separately and by accounting for the interrelationships between them. ++ In the N N N structure, we distinguish a conductivity-modulated Region, extending from the source transition and having a thickness, xl, that is a function of bias voltages, and a drift region in which the non linear carrier velocity vs. field is accounted for. In the P-N N-diode, the recombination in the highly-doped P+ and N+ regions is taken into accounr, together with a variable bulk recombination volume that is related to the thickness, x., of the conductivity-modulated region.
The model gives a detailed picture of carrier and field distributions both in the late ra1 channel direction (namely in the epilayer between the two gate P* regions) and in the vertical region (between source and drain). The model shows clearty the relevant role pla yed by the minority-carriers injected by the gate regions, and the negligible value of the field within the conductivity-modulated region.
A first-order analytical model is also developed, based on the approximation of a Ii near carrier profile along the conductivity-modulated region and the assumption of ohmic conduction in the drift region of the epilayer. In the limits of that approximation, the saturation voltage can be written in terms of the gate, Ia, and drain, ID, currents as:
ft982 InternationaD on where or=(A D /W lt^ )+(A D /t N. ) is a parameter that accounts for the recombination in sps sus gng ngAg the gate and source highly-doped regions, 'L is the length of the stripe, A" is the source area, the other symbols are defined in Fig.l 
